





ANT1 2345G LB24MB34HB3




ANT2 2345G LB34MBB2 B32 N78*3




SAR SENSOR




ANT4_ N78*2




ANT5_B32+N78_1




ANT6_ N78*4/B32




ANT7_Combo (GPSL1+WiFi CH0)




ANT8_WIFI CH1




ANT4
n77/n78 DRX




ANT1
GSM LB DRX
3G/4G/5G PRX DRX
4G/5G 4RX PM




ANT6
n77/n78 DM
B32 DRX




ANT5
B32 PRX
n77/n78 TRX




ANT2
GSM HB DRX
4G/5G 4RX DRX
n77/n78 PM




ANT7
GPS L1
WIFI Chain0




ANT8
WIFI Chain1




ANT0
2/3/4/5G LMBB TRX
接小板




ANT3
4G/5G 4RX DM
DC_B20+n28 DRX
接小板




ANT5 DIP




ANT0 DIP




ANT1 DIP




ANT2 DIP




MHB 3P3T #1




LB DPDT #1



MHB 3P3T #2



LB DPDT #2




Revision	
Rev	1
Date	2023-10-10
By	John Doe
For	Project X




File	MT6873_SGA		
Date	Document Number		
62	M16U MAIN 200W		
Date	Wednesday, July 13, 2022		Print

LB PAMiD
CN QM77042
GLB QM77043




CPL




16	MP7042_200V
17	MP7042_200V
18	MP7042_200V
19	MP7042_200V














MHB PAMiD
CN QM77048E
GLB QM77048B




GLB B66 DUP











File		M15U MAIN 250W	
Size	Document Number		
A2	<Doc>		
Date:	Friday, August 05, 2022	Sheet	





APT







Rev	1
Date	2014-01-14
By	W. J. J.
Check	W. J. J.
Appr	W. J. J.







MHB DRX




DRX HB




DRX MB






DRX LB





MI PHONE			
File MI6U MAIN 202W			
Size A2	Document Number SC_MMO_LNA		Rev PO
Date:	Wednesday, July 20, 2022	Sheet	17 of 79











Schematic design notice:

Note 13-1: The load cap. have to be placed as close to REFP ball as possible.

Note 13-2: "PWRAP_SPI0_CSN" and "AUD_DAT_MOS0" pin features in trapping pin to enable JTAG.


PWRAP_SPI0_CSN	AUD_DAT_MOS0	AP JTAG	IO JTAG
H (Default)	L (Default)	N/A	N/A
H	H (by external PU)	SPI0_CSB, SPI0_CLK, SPI0_MO, SPI0_MI, DMIC_CLK	N/A
L (by external PD)	L	SPI0_CSB, SPI0_CLK, SPI0_MO, SPI0_MI, DMIC_CLK	TDM_LRCK/TDM_BCK/TDM_MCK/TDM_DATA0/TDM_DATA1
L (by external PD)	H (by external PU)	MSDC1_CLK, MSDC1_CMD, MSDC1_DAT0, MSDC1_DAT1, MSDC1_DAT2	N/A


Note 13-3: "AUD_NLE_MOSH1" features in trapping pin to enable JTAG over USB 2.0 port.

AUD_NLE_MOSH1	USB JTAG
L (Default)	USB 2.0
H (by external PU)	DP/DM output JTAG


Note 13-4: "AUD_NLE_MOSH0" is trapping pin to select UFS booting only or eMMC booting only.

AUD_NLE_MOSH0	Storage Booting
L (Default)	UFS only
H (by external PU)	eMMC only








File		M15UJ MAIN 200W		
Site	Document Number		Rev	
A2	M7687		PD	
Date:	Wednesday, July 15, 2009		Sheet	38 of 79




ALL C out Close to SOC





			
Title M16U MAIN 200W			
Size A3	Document Number MT6877	Rev P0	
Date Wednesday, September 14, 2022		Sheet 42 of 79	

MT6315 4-Phase Buck (GPU)



Title		
M16U MAIN 200W		
Size A3	Document Number MT6877	Rev P0
Date:	Wednesday, July 13, 2022	Sheet 45 of 79

MT6315 4-Phase Buck (CPU)

Input cap GND connect to
chip first than to SYS GND

ALL C out Close to SOC



电容下主地

close to Application

close to Application

Title			
M16U MAIN 200W			
Size	Document Number		Rev
A3	MT6877		P0
Date: Wednesday, July 13, 2022		Sheet 46 of 78	

ALL C out Close to DDR




- LDO1 VFP
- LDO2 VTP
- LDO3 VMC
- LDO5 SD_CARD_2P95
- LDO6
- LDO7 VMDDR_EN


Title			M16U MAIN 200W				
Size			Document Number				Rev
A3	MT6877			P0			
Date:		Wednesday, July 13, 2022		Sheet	48	of	79


R0VLO_SEL R () to GND
 000(2.7V) Short to VDDA
 001(2.7V) 1.8K
 010(3V) 430K
 011(3.1V) 100K
 100(3.2V) 28K
 101(3.3V) 7.5K
 102(3.3V) 1.8K
 103(3.3V) 7.5K
 104(3.3V) 1.8K
 105(3.3V) 7.5K
 106(3.3V) 1.8K
 107(3.3V) 7.5K
 108(3.3V) 1.8K
 109(3.3V) 7.5K
 110(3.3V) 1.8K
 111(3.3V) 7.5K

RSW_TRAPPING R ()
 000 Short to GND
 001 Short to VDDA
 010 1.8K
 011 430K
 100 100K
 101 28K
 102 7.5K
 103 1.8K
 104 7.5K
 105 1.8K
 106 7.5K
 107 1.8K
 108 7.5K
 109 1.8K
 110 7.5K
 111 422K




					
Title					
M16U MAIN 200W					
Size	Document Number				Rev
A3	MT6877				
Date: Wednesday, September 14, 2022					Sheet 49 of 78






MI PHONE			
Title			
Size Document Number Rev			
A3 M16U MAIN 200W			
Date	Wednesday, July 13, 2022	Sheet	53 of 78




MAX77932




MP2762A


SLAVE1 0X67





slavel BAT CON




MASTER 0X65





Master BAT CON





LPDDR4/4x




Earphone Microphone


Close to PMIC

Close to audio jack


SPK




Connecting the GNDs together and then to main GND through signal via





SPKR PA



SPKR PA




HEADSET




Note 5: 若为单声道，则用 100k 电阻代替

Second MIC




Rev	Rev	Rev	Rev
1	1	1	1
2	2	2	2
3	3	3	3
4	4	4	4
5	5	5	5
6	6	6	6
7	7	7	7
8	8	8	8
9	9	9	9
10	10	10	10

A+G



Sidekey

音量键PCB 上要加丝印




File		M16U MAIN 200W		
Size A2	Document Number SENSOR		Rev P0	
Date:	Wednesday, September 14, 2022		Sheet	61 of 79

[illegible][illegible]








The schematic diagram illustrates the FP+PWRKEY circuit. It features a 74VHC00 hex inverters (GND1-GND6) and a 74VHC04 hex inverters (GND7-GND10) connected to a 74VHC00 (GND11). The circuit is powered by VDD_FPS and VDD_FPSU. The output of the 74VHC00 is connected to the PWRKEY pin of the FP+PWRKEY module.


[illegible]


MI PHONE			
File MI6U MAIN 202W			
Size A2	Document Number SENGOR-2		Rev PO
Date:	Wednesday, September 14, 2022	Sheet 62	of 79




$$VOUT=0.5(0.495-0.505)*(1+R1/R2)$$











2M MACRO



Title		
M16U MAIN 200W		
Size A3	Document Number ULTRA CAMERA	Rev P0
Date:	Wednesday, September 14, 2022	Sheet 69 of 79





Schematic design notice of "90_DEBUG_IO" page.

Note 90-1: UART Default support : UART0,
JTAG Default support : AP JTAG/MD_IO_JTAG




MD IO JTAG / ADSP_JTAG0 / BGF_DSP_L1

FORCE BOOT



Title		M16U MAIN 200W	
Size	A3	Document Number	<Doc>
Date	Wednesday, September 14, 2022	Sheet	78 of 79



Title		M16U MAIN 200W	
Size	Document Number	<Doc>	
B		Rev	
		P0	
Date:	Wednesday, July 13, 2022	Sheet	78 of 79

